B2R2.FrontEnd.RISCV64 Namespace
Contains types and functions for working with the RISC-V 64-bit instructions.
| Type/Module | Description |
|
Represents the memory access width in RISCV64 instructions. |
|
|
Represents the acquire flag in atomic memory operations. |
|
|
Represents a base register used in memory addressing. |
|
|
Represents a memory fence mask in RISCV64 instructions. |
|
|
Represents an immediate value in RISCV64 instructions. |
|
|
Represents an instruction for RISCV64 architectures. |
|
|
Represents a jump target in RISCV64 instructions. |
|
|
Represents an offset used in memory addressing. |
|
|
Represents a RISCV64 opcode. |
|
|
Represents an operand used in a RISCV64 instruction. |
|
|
Represents a set of operands in a RISCV64 instruction. |
|
|
Provides functions to handle RISC-V registers. |
|
|
Represents registers for RISC-V. |
|
|
Represents a factory for accessing various RISCV64 register variables. |
|
|
Represents the release flag in atomic memory operations. |
|
|
Represents a parser for RISCV64 instructions. |
|
|
Represents a rounding mode used in RISCV64 floating-point instructions. |
B2R2